We prove that time-gated Manakov ͑1ϩ1͒-dimensional spatial solitons can perform arbitrary computation in a homogeneous medium with beams entering only at one boundary.
I. INTRODUCTION
It was shown in Ref. ͓1͔, using explicit solutions of Radhakrishnan et al. ͓2͔ , that collisions of bright Manakov solitons can be described by transformations of a complexvalued state which is the ratio between the two Manakov components. A NOT operation was described there, and it was suggested that it might be possible to use these lightlight interactions to do general computation in a bulk medium, without interconnecting discrete components. This would result in a ''gateless'' computer, one without spatially fixed gates, and with no physically interconnected logical elements. We show in this paper that this is possible if we use ͑1ϩ1͒-dimensional spatial solitons that are governed by the Manakov equations and if we are allowed to time gate the beams input to the medium. ͑For a recent review of optical spatial solitons and their interactions, see Ref.
͓3͔.͒
We should emphasize that although the model we use is meant to reflect known physical phenomena, at least in the limit of ideal behavior, the result is a mathematical one. Practical considerations of size and speed are not considered here, nor are questions of error propagation. In this sense the program of this paper is analogous to Fredkin and Toffoli ͓4͔ for ideal billiard balls, and Shor ͓5͔ for quantum mechanics. There are, however, several candidates for physical instantiation of the basic ideas in this paper, including photorefractives ͓6-10͔, and semiconductor quantum well wave guides ͓11͔. Very recently, ideal Manakov solitons were also proposed in quadratic media, via optical rectification cascading and the electro-optic effect ͓12͔.
Although we are describing computation embedded in a homogeneous medium, and not interconnected gates in the usual sense of the word, we will nevertheless use the term gates to describe prearranged sequences of soliton collisions that effect logical operations. We will in fact adopt other computer terms to our purpose, such as wiring to represent the means of moving information from one place to another, and memory to store it in certain ways for future use. We will proceed in the construction of what amounts to a complete computer in the following stages: First we will describe a basic gate that can be used for FANOUT. Then will show how the same basic configuration can be used for NOT, and finally, NAND. Then we will describe ways to use time gating of the input beams to interconnect signals. The NAND gate, FANOUT, and interconnect are sufficient to implement any computer, and we conclude with a layout scheme for a general-purpose, and hence Turing-equivalent computer. The general picture of the physical arrangement is shown in Fig. 1 .
The all-optical computation described in this paper joins a growing list of candidate alternatives to the paradigm of silicon-based chips, at least for specialized applications, including quantum computing ͓5͔, DNA computing ͓13͔, and dynamics based computing based on chaos ͓14,15͔.
II. THE MODEL
The Manakov system consists of two coupled 3-NLS equations
where q 1 ϭq 1 (x,t) and q 2 ϭq 2 (x,t) are two interacting optical components, is a positive parameter, and x and t are normalized space and time. Note that in order for t to represent the propagation variable, as in Manakov's original paper ͓16͔, our variables x and t are interchanged with those of Ref.
͓2͔. Furthermore, in our picture of spatial solitons, the variables x and t will represent the horizontal and vertical coordinates of the medium, with t being the direction of beam propagation.
The system admits single-soliton, two-component solutions that can be characterized by the complex number k ϭk R ϩi•k I , where k R determines the energy of the soliton, and k I is the velocity, all in normalized units, and a complex state , constant between collisions, which is the ratio between the q 1 and q 2 components. The two components can be thought of as components in two directions of polarization, but in the case of a photorefractive crystal are in fact two different uncorrelated beams.
Consider a two-soliton collision, and let k 1 and k 2 represent the constant soliton parameters. Let 1 and L denote the respective soliton states before impact. Suppose the collision transforms 1 into R , and L into 2 ͑see Fig. 2͒ . We associate k 1 with the right-moving soliton, and k 2 with the left-moving soliton.
It turns out that the state change undergone by each colliding soliton takes on the very simple form of a linear fractional transformation ͑LFT͒ ͑also called bilinear or Möbius transformation͒ ͓1͔. The coefficients are simple functions of the state of the other soliton in the collision. Explicitly, the LFTs are
where
where ⌬ϭk 1I Ϫk 2I is the velocity difference and
where h*ϭh*͑k 1 ,k 2 ͒ϭg͑ k 2 ,k 1 ͒. ͑5͒
We assume here, without loss of generality, that k 1R ,k 2R Ͼ0.
Several properties of these transformations are derived in Ref. ͓1͔, including the characterization of inverse operators, fixed points, and implicit forms. In particular, when viewed as an operator every soliton has an inverse, which will undo the effect of the operator on state. Note that this requires that the inverse operator have the same k parameter as the original, a condition that will hold in our application. Figure 3 shows the usual picture of colliding solitons, where in our case the two dimensions are spatial. It is convenient for visualization purposes to turn the picture and adjust the scale so the axes are horizontal and vertical, as in Fig. 4 . We will use binary logic, with two distinguished, distinct complex numbers representing TRUE and FALSE, called 1 and 0, respectively. In fact, it turns out to be possible to use complex 1 and 0 for these two state values, and we will do that throughout this paper, but this is a convenience and not at all a necessity. We will thus use complex states 1 and 0 and logical 1 and 0 interchangeably.
III. FANOUT
We construct the FANOUT gate by starting with a COPY gate, implemented with collisions between three downmoving vertical solitons and one left-moving horizontal soliton. ͑This was anticipated by a two-collision ''MOVE'' gate in Ref. ͓17͔. The use of three collisions and a fixed actuator makes more flexible gates possible.͒ Figure 5 shows the arrangement. The soliton state labeled in will carry a logical value, and so be in one of the two states 0 or 1. The leftmoving soliton labeled actuator will be in the fixed state 0, as will be the case throughout this paper. The plan is to adjust the ͑so far͒ arbitrary states z and y so that out ϭ in, justifying the name COPY. It is reasonable to expect that this might be possible, because there are four degrees of freedom in the two complex numbers z and y, and two complex equations to satisfy: that out be 1 and 0 when in is 1 and 0, respectively. Values that satisfy these four equations in four unknowns were obtained numerically. We will call them z c and y c . It appears that it is not always possible to solve these equations, and just when they do and do not have solutions remains a subject for future study. However, explicit solutions have been found for all the cases used in this paper, and are given in the Appendix.
To more specific about the design problem, write Eq. ͑2͒ as the left-moving product 2 ϭL( 1 , L ), and similarly write Eq. ͑4͒ as R ϭR ( 1 Using the symbolic manipulation program MAPLE it turns out to be possible to solve for z as a function of y and then eliminate z from the equations, yielding one complex equation in the one complex unknown y. This is then solved numerically by grid search and successive refinement. There is no need for efficiency here, since we will require solutions in only a small number of cases. As we mention above, there is no guarantee that there are solutions, or that solutions are unique; but using this method has yielded solutions in all the cases needed for the constructions in this paper.
To make a FANOUT gate, we need to recover the input, which we can do using a collision with a soliton in the state which is the inverse of 0, namely, ϱ ͓1͔. Figure 6 shows the complete FANOUT gate. Notice that we indicate collisions with a dot at the intersection of paths, and require that the continuation of the inverse soliton not intersect the continuation of z that it meets. We indicate that by a broken line, and postpone the explanation of how this ''wire crossing'' is accomplished. It is immaterial whether the continuation of the inverse operator hits the continuation of y, because it is not used later. We call such solitons garbage solitons.
IV. NOT AND ONE GATES
In the same way we designed the complex pair of states (z c ,y c ) to produce a COPY and FANOUT gate, we can find a pair (z n ,y n ) to get a NOT gate, mapping 0 to 1 and 1 to 0; and a pair (z 1 ,y 1 ) to get ONE gate, mapping both 0 and 1 to 1. These (z,y) values are given in the Appendix.
We should point that the ONE gate in itself, considered as a one-input, one-output gate, is not invertible, and could never be achieved by using the continuation of one particular soliton through one, or even many collisions. This is because such transformations are always nonsingular linear fractional transformations, which are invertible ͓1͔. The transformation of state from the input to the continuation of z is, however, much more complicated and provides the flexibility we need to get the ONE gate. It turns out that this ONE gate will give us a row in the truth table of a NAND, and is critical for realizing general logic.
V. OUTPUTÕINPUT CONVERTERS, TWO-INPUT GATES, AND NAND
To perform logic of any generality we must of course be able to use the output of one operation as the input to another. To do this we need to convert logic (0/1) values to some predetermined z and y values, the choice depending on the type of gate we want. This results in a two-input, oneoutput gate.
As an important example, here is how a NAND gate can be constructed. We design a z converter that converts 0/1 values to appropriate values of z, using the basic threecollision arrangement shown in Fig. 5 . For a NAND gate, we map 0 to z 1 , the z value for the ONE gate, and map 1 to z n , the z value for the NOT gate. Similarly, we construct a y converter that maps 0 to y 1 and 1 to y n . These z and y converters are used on the fanout of one of the inputs, and the resulting two-input gate is shown in Fig. 7 . Of course these z and y converters require z and y values themselves, which are again determined by numerical search ͑see the Appendix͒.
The net effect is that when the left input is 0, the other input is mapped by a ONE gate, and when it is 1 the other input is mapped by a NOT gate. The only way the output can be 0 is if both inputs are 1, thus showing that this is a NAND gate. Another way of looking at this construction is that the 2ϫ2 truth table of ͑left input͒ϫ͑right input͒ has as its 0 row a ONE gate of the columns ͑1 1͒, and as its 1 row a NOT gate of the columns ͑1 0͒.
The importance of the NAND gate is that it is universal ͓18͔. That is, it can be used with interconnects and fanouts to construct any other logical function. Thus we have shown that with the ability to ''wire'' we can implement any logic using the Manakov model.
We note that other choices of input converters result in direct realizations of other gates. Using input converters that convert 0 and 1 to (z c ,y c ) and (z n ,y n ), respectively, results in a truth table with first row ͑0 1͒ and second row ͑1 0͒, an XOR gate. Converting 0 and 1 to (z c ,y c ) and (z 1 ,y 1 ), respectively, results in an OR gate, and so on.
VI. TIME GATING
We next take up the question of interconnecting the gates described above, and begin by showing how the continuation of the input in the COPY gate can be restored without affecting the other signals. In other words, we show how a simple ''wire crossing'' can be accomplished in this case.
The key flexibility in the model is provided by assuming that input beams can be time gated; that is, turned on and off. When a beam is thus gated, a finite segment of light is created that travels through the medium. We can think of these finite segments as finite light pulses, and we will call them simply pulses in the remainder of this paper. Figure 8͑a͒ shows the basic three-collision gate implemented with pulses. Assuming that the actuator and data pulses are appropriately timed, the actuator pulse hits all three data pulses, as indicated in the projection below the space-space diagram. The problem is that if we want a later actuator pulse to hit the right-most data pulse ͑to invert the state, for example, as in the FANOUT gate͒, it will also hit the remaining two data pulses because of the way they must be spaced for the earlier three collisions.
We can overcome this difficulty by sending the actuator pulse from the left instead of the right. Timing it appropriately early it can be made to miss the first two data pulses, and hit the third, as shown in Fig. 8͑b͒ . It is easy to check that if the velocity of the right-moving actuator solitons is algebraically above that of the data solitons by the same amount that the velocity of the data solitons is algebraically above that of the left-moving actuator solitons, the same state transformations will result. For example, if we choose the velocities of the data and left-moving actuator solitons to be ϩ1 and Ϫ1, we should choose the velocity of the rightmoving actuator solitons to be ϩ3. This is really a consequence of the fact that the g and h parameters in the transformation equations depend only on the difference in the velocities of the colliding solitons ͓see Eqs. ͑3͒ and ͑5͔͒.
VII. WIRING
Having shown that we can perform FANOUT and NAND, it remains only to show that we can ''wire'' gates so that any outputs can be fed to any inputs. The basic method FIG. 7 . A NAND gate, using converter gates to couple copies of one of its inputs to its z and y parameters.
FIG. 8. ͑a͒
When entered from the right and properly timed, the actuator pulse hits all three data pulses, as indicated in the projection at the bottom. ͑b͒ When entered from the left and properly timed, the actuator pulse misses two data pulses and hits only the rightmost data pulse, as indicated in the projection at the bottom.
FIG. 9. The frame of this figure is moving down with the data pulses on the left. A data pulse in memory is operated on with a three-collision gate actuated from the left, and the result deposited to the upper right.
for doing this is illustrated in Fig. 9 . We think of data as stored in the down-moving pulses in a column, which we can think of as ''memory.'' The observer moves with this frame, so the data appears stationary.
Pulses that are horizontal in the three-collision gates shown in previous figures will then appear to the observer to move upward at inclined angles. It is important to notice that these upward diagonally moving pulses are evanescent in our picture ͑and hence their paths are shown dashed in the figure͒. That is, once they are used, they do not remain in the picture with a moving frame and hence cannot interfere with later computations. However, all vertically moving pulses remain stationary in this picture.
Once a diagonal trajectory is used for a three-collision gate, reusing it will in general corrupt the states of all the stationary pulses along that diagonal. However, the original data pulse ͑gate input͒ can be restored with a pulse in the state inverse to the actuator, either along the same diagonal as the actuator, provided we allow enough time for the result ͑the gate output, a stationary z pulse͒ to be used, or along the other diagonal.
Suppose we want to start with a given data pulse in the memory column and create two copies above it in the memory column. Figure 10 shows a data pulse at the lower left being copied to the upper right with a three-collision COPY gate, initiated with an actuator pulse from the left. This copy is then copied again to the upper left, back to a waiting z pulse in the memory column. After the first copy is used, an inverse pulse can be used along the lower left to upper right diagonal to restore the original data pulse. The restored data pulse can then be copied to the left in the same way, to a height above the first copy, say, and thus two copies can be created and deposited in memory above the original.
VIII. A SECOND SPEED, AND FINAL FANOUT AND NAND
There is one problem still remaining with a true FANOUT: When an original data pulse in memory is used in a COPY operation for FANOUT, two diagonals are available, one from the lower left to the upper right, and the other from the lower right to the upper left. Thus, two copies can be made, as was just illustrated. However, when a data pulse is deposited in the memory column as a result of a logic operation, the logical operation itself uses at least one diagonal, which leaves at most one free. This makes a FANOUT of the output of a gate impossible with the current scheme.
A simple solution to this problem is to introduce another speed, using velocities Ϯ0.5, say, in addition to Ϯ1. This effectively provides four rather than two directions in which a pulse can be operated on, and allows true FANOUT and general interconnections. Figure 11 shows such a FANOUT; the data pulse at the lower left is copied to a position above it using one speed, and to another position, above that, using another.
Finally, a complete NAND gate is shown in Fig. 12 . The gate can be thought of as composed of the following steps.
Input 2 is copied to the upper left, and that copy trans- FIG. 10 . A data pulse is copied to the upper right, this copy is copied to the upper left, and the result put at the top of memory. The original data pulse can then be restored with an inverse pulse and copied to the left in the same way. formed by a z converter to the upper right, placing the z pulse for the NAND gate at the top of the figure.
After the copy of input 2 is used, input 2 is restored with an inverse pulse to the upper left.
Input 2 is then transformed to the upper right by a y converter.
Input 1 is copied to the upper right, to a position colinear with the z-and y-converted versions of the other input.
A final actuator pulse converts the z pulse at the top to the output of the NAND gate. Figure 13 shows a diagrammatic representation of this gate using the usual logic symbol for NAND.
Note that the output of the NAND has used two diagonals, which again shows why a second speed is needed if we are to use the NAND's output as an input to subsequent logical operations. The y operator pulses, middle components in the three-collision COPY and converter gates, are not shown in the figure, but room can always be made for them to avoid accidental collisions by adding only a constant amount of space.
IX. UNIVERSALITY
It should be clear now that any sequence of three-collision gates can be implemented in this way, copying data out of the memory column to the upper left or right, and performing NAND operations on any two at a time in the way shown in the previous section. The computation can proceed in a breadth-first manner, with the results of each successive stage being stored above the earlier results. Each additional gate can add only a constant amount of height and width to the medium, so the total area required is no more than proportional to the square of the number of gates.
The ''program'' consists of down-moving y and z operator pulses, entering at the top with the down-moving data, and actuator pulses that enter from the left or right at two different speeds. In the frame moving with the data, the data and operator pulses are stationary and new results are deposited at the top of the memory column. In the laboratory frame the data pulses leave the medium downward, and new results appear in the medium at positions above the old data, at the positions of newly entering z pulses. Figure 14 shows a concrete example of a composite logical operation, an XOR gate-the SUM bit of a half adder-implemented in the conventional way with NAND gates ͓19͔ and COPY operations.
X. DISCUSSION
We have shown that in principle any computation can be performed by shining time-gated lasers into a completely homogeneous nonlinear optical medium. This result should be viewed as mathematical, and whether the physics of vector soliton collisions can lead to practical computational devices is a subject for future study. As with all idealized constructions, we have left to consider questions of cumulative errors, the possibility of signal restoration, and the precise enough physical realization of the model itself. Both experimental and theoretical work are needed to answer these questions. With regard to the economy of the model, the question of whether time gating is necessary, or even whether two speeds are necessary, is open. We note that the result described here differs from the universality results for the ideal billiard ball model ͓4͔, the Game of Life ͓20͔, and lattice gasses ͓21͔, for example, in that no internal mirrors or structures of any kind are used inside the medium. To the author's knowledge, whether internal structure is necessary in these other cases is open.
Finally, we remark that the model used is reversible and dissipationless. The fact that some of the gate operations realized are not in themselves reversible is not a contradiction, since extra, ''garbage'' solitons ͓4͔ are produced that save enough state to run the computation backwards.
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